



# Article 0.5 V, nW-Range Universal Filter Based on Multiple-Input Transconductor for Biosignals Processing

Fabian Khateb <sup>1,2,3,\*</sup>, Montree Kumngern <sup>4</sup>, Tomasz Kulej <sup>5</sup>, Meysam Akbari <sup>6</sup> and Viera Stopjakova <sup>7</sup>

- Department of Microelectronics, Brno University of Technology, Technická 10, 601 90 Brno, Czech Republic
   Faculty of Biomedical Engineering, Czech Technical University in Prague, nám. Sítná 3105,
  - 272 01 Kladno, Czech Republic
- <sup>3</sup> Department of Electrical Engineering, University of Defence, Kounicova 65, 662 10 Brno, Czech Republic
- <sup>4</sup> Department of Telecommunications Engineering, School of Engineering, King Mongkut's Institute of Technology Ladkrabang, Bangkok 10520, Thailand
- <sup>5</sup> Department of Electrical Engineering, Czestochowa University of Technology, 42-201 Czestochowa, Poland
  - Department of Electrical Engineering, University of Kurdistan, Sanandaj 66177-15175, Iran
- Faculty of Electrical Engineering and Information Technology, Slovak University of Technology,
- 81219 Bratislava, Slovakia
- Correspondence: khateb@vutbr.cz

**Abstract:** This paper demonstrates the advantages of the multiple-input transconductor (MI-G<sub>m</sub>) in filter application, in terms of topology simplification, increasing filter functions, and minimizing the count of needed active blocks and their consumed power. Further, the filter enjoys high input impedance, uses three MI-G<sub>m</sub>s and two grounded capacitors, and it offers both inverting and non-inverting versions of low-pass (LPF), high-pass (HPF), band-pass (BPF), band-stop (BS) and all-pass (AP) functions. The filter operates under a supply voltage of 0.5 V and consumes 37 nW, hence it is suitable for extremely low-voltage low-power applications like biosignals processing. The circuit was designed in a Cadence environment using 180 nm CMOS technology from Taiwan Semiconductor Manufacturing Company (TSMC). The post-layout simulation results, including Monte Carlo and process, voltage, temperature (PVT) corners for the proposed filter correlate well with the theoretical results that confirm attractive features of the developed filter based on MI-G<sub>m</sub>.

**Keywords:** OTA; multiple-input MOS transistor; low-voltage low-power; universal filter; biosignals processing

# 1. Introduction

The innovations in circuit design techniques for low-voltage supply and low-power consumption for portable electronics, energy harvesting, biomedical monitoring, and autonomous sensor applications are vital [1–4]. For biosignal processing electronics, where the bio-signals spectrum lies between sub-hertz up to 10 kHz, the extremely low-voltage supply and low-power consumption of such electronics are rather beneficial since it prolongs the operating lifetime of these applications. Figure 1 shows a conceptual diagram of biosignals processing, where the biosignals with very low amplitude (in the range from  $\mu$ V up to mV) are sensed by actuators/sensors. Then, the sensed signals are amplified by a low-noise amplifier (preamplifier), and the unwanted noise is removed by a suitable analog filter, which is the target of this paper. Next, the digital signal processing includes an analog-to-digital converter (ADC) and a central processing unit (CPU). The resulting data are displayed or wirelessly transmitted.

The operational transconductance amplifier (OTA), also known as the transconductor ( $G_m$  stage), is a basic block for electronic applications like filters and oscillators [5–10]. Unlike the standard and well-known single-input OTA, the multiple-input OTA/transconductor (MI-OTA/MI-G<sub>m</sub>) offers increased arithmetic operation at the input that results in a reduced number of active elements, power consumption, and simplification of the filter



Citation: Khateb, F.; Kumngern, M.; Kulej, T.; Akbari, M.; Stopjakova, V. 0.5 V, nW-Range Universal Filter Based on Multiple-Input Transconductor for Biosignals Processing. *Sensors* 2022, 22, 8619. https://doi.org/10.3390/s22228619

Academic Editor: Haruo Kobayashi

Received: 10 October 2022 Accepted: 4 November 2022 Published: 8 November 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). topology. It is worth noting that for designers in CMOS, it is a challenge to design a circuit operating with supply voltage  $V_{DD}$  around or even below the threshold voltage  $V_{TH}$  of the MOS transistor without scarifying the performance of the circuit. The use of multiple-input transconductors to reduce the number of components in the design of OTA-C filters was confirmed in the literature [5,6]. It was shown that the multiple-input OTA can reduce the number of components, silicon area, and power dissipation by approximately factor k, where k is the number of OTA inputs [5]. Multiple-input transconductor can be obtained by the following techniques: 1. using extra differential pairs [5,6], or 2. using a multipleinput floating-gate transistor (MIFG) [7-10]. While the first technique increases the count of transistors, current branches, and the complexity of the design, the second technique suffers from the high-voltage offset, incapability of processing DC signals, and becomes unsuitable for modern deep-nanoscale CMOS technology with gate leakage [11]. A promising technique that offers multiple-input OTA without the above-mentioned limitations is the multiple-input MOS transistor (MI-MOS), firstly presented and experimentally confirmed in [12–14]. The multiple-input MOS transistor is shown in Figure 2. The multiple-input terminals V<sub>1</sub>, V<sub>2</sub>, etc. can be obtained from: a. the gate while the bulk is biased by voltage  $V_{BB}$ , b. from the bulk while the gate is biased by  $V_{BG}$ , c. from the bulk-gate (known as dynamic threshold MOS transistor "DTMOS") without biasing or d. from the bulk-gate (known as quasi-floating-gate "QFG") with different biasing voltages  $V_{BB}$  and  $V_{BG}$  for bulk and gate, respectively [15].



Figure 1. The conceptual diagram for processing biosignals.



Figure 2. Symbol of the multiple-input MOS transistor: gate (a), bulk (b), DTMOS (c) and QFG (d).

The realization of the multiple-input with bulk-driven MOS device is shown in Figure 3. The multiple-input is constructed by a capacitive summing circuit using capacitors  $C_i$  (i = 1, ..., N) connected to the bulk terminal of a MOS transistor. To provide proper biasing of the bulk terminal for DC operation, the high resistance resistors  $R_{MOS}$  is used. These  $R_{MOS}$  are realized as the anti-parallel connection of two minimum-size transistors  $M_L$ , operating with  $V_{GS} = 0$ . For AC signals, and for frequencies  $f >> 1/2\pi C_i R_{MOSi}$ ,  $i = 1 \dots N$ , resistors  $R_{MOS}$  are shunted by capacitances  $C_i$ , which create an analog voltage divider/voltage summing circuit, with the gain coefficients determined solely by the ratio of capacitances [15].

In this work, the multiple-input bulk-driven MOS transistor is implemented using a CMOS structure of the  $G_m$  to build a multiple-input voltage-mode analog filter. As a result, the number of used active devices is reduced while offering more filtering responses compared to conventional  $G_m$ -based filters.



Figure 3. MI-BD MOS transistor (a), and realization of  $R_{MOS}$  (b).

#### 2. Methods

In this section, the design of the multiple-input  $G_m$  and the universal filter based on it will be described.

## 2.1. The Multiple-Input $G_m$

The symbol and CMOS structure of the MI- $G_m$  stage are shown in Figure 4a,b, respectively. In an ideal case, the transfer characteristic of the MI- $G_m$  stage of Figure 4a can be expressed by:

$$I_{out} = G_m (V_{+1} + V_{+2} - V_{-1} - V_{-2}), \tag{1}$$

where  $G_m$  is the transconductance gain,  $V_{+1}$  and  $V_{+2}$  are signals at the non-inverting inputs,  $V_{-1}$ ,  $V_{-2}$  are signals at the inverting inputs, and  $I_{out}$  is the output current.



**Figure 4.** The symbol of the multiple-input  $G_m$  stage (**a**) and its CMOS structure (**b**).

The particular realization of the MI-G<sub>m</sub> stage discussed here was first presented and experimentally verified in [15]. The circuit employs the MI-bulk-driven differential pair M<sub>1</sub>, M<sub>2</sub>, with the source-degenerative bulk-driven transistors M<sub>11</sub>, M<sub>12</sub>, which operate in the triode region and improve the circuit linearity. Note, that  $V_{GS}$  as well as  $V_{BS}$  voltages for M<sub>11</sub>, M<sub>12</sub> and M<sub>1</sub>, M<sub>2</sub> are identical for any common-mode input voltage and biasing current. The single-input gate-driven counterpart of the input stage was first proposed in [16], and its weak-inversion version was discussed in [17]. Here, due to the use of bulk-driven transistors, and an additional capacitive voltage divider, both, the input linear range, as well as the input common-mode range are significantly increased, as compared with the conventional gate-driven (GD) version operating in a weak-inversion region. Moreover, the application of MI transistors allows realizing MI-G<sub>m</sub>s without multiplying the input differential pair, as in classical solutions, which saves power and simplifies the overall structure of such circuits.

Regarding the rest of the structure, the circuit can be seen as a classical current-mirror OTA, where all current mirrors are realized with the use of self-cascode transistors. This improves their output resistances, and consequently, also the DC voltage gain of the proposed OTA, with negligible limitation of the output voltage swing. Note, that the current gain of all current mirrors in this design was assumed to be equal to unity.



Assuming that a p-MOS transistor is operating in a weak-inversion region, the drain current can be described by the following equation, [18]:

$$I_D = I_T \left(\frac{W}{L}\right) exp\left(\frac{V_{SG} + V_{TH}}{n_p U_T}\right) \left[1 - exp\left(-\frac{V_{SD}}{U_T}\right)\right]$$
(2)

where  $I_T$  is the technology current, W and L are the transistor channel width and length, respectively,  $n_p$  is the subthreshold slope factor,  $U_T$  is the thermal potential and  $V_{TH}$  is the threshold voltage, which can be linearly approximated as:

$$V_{TH} = V_{TO} - (n_p - 1) V_{BS}$$
(3)

where  $V_{TO}$  is the threshold voltage for  $V_{BS} = 0$ .

Assuming that the circuit is controlled with *i*-th differential input, with other inputs grounded for AC signals, the low-frequency large-signal transfer characteristic of the  $G_m$  can be expressed as:

$$I_{out} = 2I_{set} tanh \left(\beta_i \eta \frac{V_{+i} - V_{-i}}{2n_p U_T} - tanh^{-1} \left[\frac{1}{4m+1} tanh \left(\beta_i \eta \frac{V_{V_{+i} - V_{-i}}}{2n_p U_T}\right)\right]\right)$$
(4)

where  $\eta = (n_p - 1) = g_{mb1,2}/g_{m1,2}$  at the operating point,  $m = (W_{11}/L_{12})'(W_1/L_1)$  is the relative aspect ratio of the two matched transistor pairs  $M_{11}-M_{12}$  and  $M_1-M_2$ .  $\beta_i$  is the voltage gain of the input capacitive divider from one input, which neglects the second order effects and for  $f >> 1/C_i R_{MOSi}$  can be approximated as:

$$\beta_i \cong \frac{C_i}{\sum_{i=1}^n C_i} \tag{5}$$

where *n* is the total number of differential inputs (in the discussed design n = 2).

For optimum linearity, the coefficient m should be equal to 0.5, as for the GD counterpart, of the discussed circuit. This value does not depend on the biasing voltage  $I_{set}$  [17].

As it can be concluded from (4), as compared to its single-input GD counterpart, the linear range of the proposed circuit is extended by a factor of  $1/\beta_i \eta$ , which for the discussed case ( $\beta_i = 0.5$ ,  $\eta = 0.34$ ) means that the linear range is extended around 6 times.

The small-signal transconductance of the  $G_m$  can be calculated from (4) as:

$$G_m = \beta_i \eta \cdot \frac{4m}{4m+1} \cdot \frac{I_{set}}{n_v U_T} \tag{6}$$

thus, the small-signal transconductance is equal to the gate transconductance of the input transistors M<sub>1</sub> and M<sub>2</sub>, multiplied by a factor of  $[4m/(4m + 1)]\beta_i\eta$ , which for the proposed design in the optimal case (m = 0.5) is equal to around 1/9.

The low-frequency voltage gain of the  $G_m$  can be approximated as:

$$A_{VO} \cong G_m[(g_{m9}r_{dsD9}r_{ds9c})||(g_{m6}r_{ds6}r_{ds6c})]$$
(7)

Its value is negatively affected by the low transconductance of the  $MI-G_m$ . On the other hand, however, self-cascode connections allow for enlarging the output resistance of the  $MI-G_m$ , thus improving its voltage gain and at least partially compensating the losses caused by the input capacitive divider and the small bulk transconductance of MOS transistors.

Assuming that the noise current of an *i*-th MOS transistor in a weak inversion region can be expressed as:

$$\overline{I_{ni}^2} = 2qI_{Di} + \frac{1}{fC_{OX}} \left(\frac{Kg_{mi}^2}{W_i L_i}\right)$$
(8)

where q is the electron charge,  $C_{OX}$  is the oxide capacitance per unit area and K is the flicker noise constant, the input-referred noise of the MI-G<sub>m</sub>, referred to as one of the differential inputs, is given by:

$$\overline{v_n^2} = \frac{1}{G_m^2} \left[ 2\overline{I_{n1,2}^2} \left( \frac{2G}{g_{m1,2} + 2G} \right)^2 + 2\overline{I_{n7,8SC}^2} \left( \frac{g_{m1,2}}{g_{m1,2} + 2G} \right)^2 + \overline{I_{nG}^2} \left( 2\frac{g_{m1,2}}{g_{m1,2} + 2G} \right)^2 + 4\overline{I_{n3-6SC}^2} + 2\overline{I_{n9,10SC}^2} \right]$$
(9)

where  $G = 1/(r_{ds11} | | r_{ds12})$  at the operating point.

As it can be concluded from (9), the input-referred noise of the MI- $G_m$  is increased, as compared to its single-input GD counterpart, due to the lower transconductance  $G_m$ . However, the input noise is increased in the same proportion as the input linear range, therefore, the dynamic range will not be affected and remains the same in both realizations.

#### 2.2. Universal Filter Design

The voltage-mode analog filter is a commonly used analog signal processing block, that is well-known for a long time. This is due to the versatility of operational amplifiers that are commonly used in the synthesis of analog electronic circuits [19]. Over the last decades, some other active elements such as operational transconductance amplifiers (OTAs), second-generation current conveyors (CCIIs), and current feedback operational amplifiers (CFOAs) have received considerable attention for designing voltage- and current-mode analog filters [20–28]. To design voltage-mode filters, multiple-input type filters can reduce the number of active devices compared with single-input type filters, because variant filtering responses can be obtained by appropriately applying the input signal, depending on the conditions of the required filtering responses. To avoid loading effects, the input terminals of the voltage-mode filter must have high impedance. To avoid additional circuits such as inverting amplifiers, the minus-type input signal of voltage-mode filters must be available.

For the purpose of illustration, Figure 5a shows a universal filter design using five standard  $G_m$  blocks, and two grounded capacitors and it offers five standard filtering functions [26]. In this work, a multiple-input voltage-mode analog filter using multiple-input transconductors  $MI-G_m$  is proposed as shown in Figure 5b. The structure will show that the multiple-input G<sub>m</sub>-based filter can reduce the number of used active devices and can offer more filtering responses compared with conventional G<sub>m</sub>-based filters. The filter employs three multiple-input  $G_m$  stages and two grounded capacitors, which is desirable in integrated solutions. Thanks to the MI-G<sub>m</sub> elements that offer noninverting/inverting multiple-input terminals, noninverting/inverting transfer functions of five types of filtering responses, namely, low-pass, high-pass, band-pass, band-stop, and all-pass can be easily obtained. Moreover, the input signals are connected to the high-impedance inputs of MI-G<sub>m</sub>, hence the additional buffer circuits to avoid the loading effects are not required. It is worth noting that although both filters in Figure 5a,b offer the five standard filtering functions, the count of active elements is reduced from 5 to 3 thanks to the MI-G<sub>m</sub>. This results in power consumption reduction and filter topology simplification, and in offering more transfer functions (including both non-inverting and inverting versions of five standard filtering functions).

Using (1) and nodal analysis, the output voltages of Figure 5b are given by

$$V_{o1} = \frac{(sC_2G_{m1} + G_{m1}G_{m2})(V_{in1} - V_{in2}) + G_{m1}G_{m2}(V_{in4} - V_{in3} + V_{in5} - V_{in6})}{s^2C_1C_2 + sC_1G_{m2} + G_{m1}G_{m2}}$$
(10)

$$V_{o2} = \frac{G_{m1}G_{m2}(V_{in1} - V_{in2}) + C_1G_{m2}(V_{in3} - V_{in4} + V_{in6} - V_{in5})}{s^2C_1C_2 + sC_1G_{m2} + G_{m1}G_{m2}}$$
(11)

$$V_{o3} = \frac{G_{m1}G_{m2}(V_{in1} - V_{in2}) + C_1G_{m2}(V_{in3} - V_{in4}) + (s^2C_2C_2 + G_{m1}G_{m2})(V_{in5} - V_{in6})}{s^2C_1C_2 + sC_1G_{m2} + G_{m1}G_{m2}}$$
(12)



(a)



(b)

**Figure 5.** Proposed universal filter using standard  $G_m$  [26] (**a**), and MI-G<sub>m</sub> (**b**).

The conditions for obtaining variant filtering responses by the appropriate connection of input signals are shown in Table 1.

Filtering Function		Input	Output	
I D	Non-inverting	$V_{in4}V_{in5}V_{in1}V_{in1}$	$V_{o1}V_{o1}V_{o2}V_{o3}$	
LP	Inverting	$V_{in3}V_{in6}V_{in1}V_{in2}$	$V_{o1}V_{o1}V_{o2}V_{o3}$	
BP	Non-inverting	$V_{in1}$ and $V_{in6}$ $V_{in3}V_{in6}V_{in3}$	$V_{o1}V_{o2}V_{o2}V_{o3}$	
	Inverting	$V_{in2}$ and $V_{in5}$ $V_{in4}V_{in5}V_{in4}$	$V_{o1}V_{o2}V_{o2}V_{o3}$	
HP	Non-inverting	$V_{in5}$ and $V_{in2}$	$V_{o3}$	
	Inverting	$V_{in6}$ and $V_{in1}$	$V_{o2}$	
BS	Non-inverting	$V_{in5}$	$V_{o3}$	
	Inverting	$V_{in6}$	$V_{o3}$	
AP	Non-inverting	$V_{in5}$ and $V_{in4}$	$V_{o3}$	
	Inverting	$V_{in5}$ and $V_{in3}$	$V_{o3}$	

 Table 1. Variant filtering functions of the universal filter.

Note: the unused inputs should be grounded.

The natural frequency ( $\omega_o$ ) and the quality factor (*Q*) are given by:

$$\omega_o = \sqrt{\frac{G_{m1}G_{m2}}{C_1 C_2}} \tag{13}$$

$$Q = \sqrt{\frac{C_2 G_{m1}}{C_1 G_{m2}}}$$
(14)

It is apparent that the parameter  $\omega_0$  can be controlled electronically by  $G_{m1} = G_{m2}$  while the parameter Q is controllable orthogonally by the ratio of  $C_2/C_1$ .

Taking into account the non-idealities of MI-G<sub>m</sub>, there are three major non-idealities that should be considered [29]: (i) the frequency-dependent transconductance, (ii) the input parasitic resistances and capacitances, (iii) the output parasitic resistances and capacitances.

Figure 6 shows the non-ideal model with parasitic elements of the MI-G<sub>m</sub>, where  $R_+$ ,  $R_-$ ,  $C_+$ ,  $C_-$  are the input parasitic resistances and capacitances, and  $R_0$ ,  $C_0$  is the output parasitic resistance and capacitance, respectively. Considering Figure 5b the parasitic resistances at nodes  $V_{o1}$  and  $V_{o2}$  are, respectively,  $R_{o1}//R_{+1}$  and  $R_{o2}//R_{+3}$ , thus the value of these parallel resistances is very high and can be neglected. Consider the parasitic capacitances at nodes  $V_{o1}$  and  $V_{o2}$ , they can be expressed respectively as  $C'_1 = C_1 + C_{o1} + C_{+2}$  and  $C'_2 = C_2 + C_{o2} + C_{-1} + C_{+3}$ .



Figure 6. Non-ideal MI-G<sub>m</sub> model with parasitic elements.

Considering the non-ideality of transconductance, the output current can be rewritten as

$$I_{out} = G_{mnj}(V_{+1} + V_{+2} - V_{-1} - V_{-2}),$$
(15)

where  $G_{mnj}$  is the non-ideal transconductance gain of the *j*-th MI-G<sub>m</sub> that is frequencydependent, and can be approximately given by [29,30]:

$$G_{mnj}(s) \cong G_{mj}(1 - T_j s) \tag{16}$$

From Figure 5 and (16), denominators of (10)-(12) can be expressed by:

$$s^{2}C_{1}'C_{2}'\left(1-\frac{C_{1}G_{m2}T_{2}-G_{m1}G_{m2}T_{1}T_{2}}{C_{1}C_{2}}\right)+sC_{1}'G_{m2}\left(1-\frac{G_{m1}G_{m2}T_{1}+G_{m1}G_{m2}T_{2}}{C_{1}'G_{m2}}\right)+G_{m1}G_{m2}$$
(17)

The non-idealities of the transconductance  $G_{mnj}$  can be neglected, if the following condition is satisfied:

$$\frac{C_1'G_{m2}T_2 - G_{m1}G_{m2}T_1T_2}{C_1'C_2'} \ll 1 \tag{18}$$

$$\frac{G_{m1}G_{m2}T_1 + G_{m1}G_{m2}T_2}{C_1'G_{m2}} \ll 1 \tag{19}$$

In such a case, the parameters  $\omega_0$  and Q become as follows:

$$\omega_o = \sqrt{\frac{G_{m1}G_{m2}}{C_1' C_2'}}$$
(20)

$$Q = \sqrt{\frac{C_2' G_{m1}}{C_1' G_{m2}}}$$
(21)

The parasitic capacitances will decrease the value of  $\omega_0$  as compared to the ideal case.

### 3. Results and Discussion

The filter circuit was designed in a Cadence environment using 180 nm TSMC CMOS technology. The voltage supply was 0.5 V, and the power consumption of the filter was 37 nW. The MI-G<sub>m</sub> stage first presented in [15] was used. The transistor aspect ratios W/L are presented in Table 2. The input metal-insulator-metal (MIM) capacitor  $C_i$  with a capacitance value of 0.5 pF was used. The layout of the MI-G<sub>m</sub> is shown in Figure 7, with a silicon area of 116.3 µm × 99.2 µm.

**Table 2.** Transistor Aspect Ratio of the *G*<sub>m</sub>.

Device Name	W/L (μm/μm)		
M <sub>1</sub> , M <sub>2</sub> , M <sub>7</sub> –M <sub>10</sub> , M <sub>13</sub>	$2 \times 15/1$		
M <sub>3</sub> -M <sub>6</sub>	2  imes 10/1		
$M_{3c}$ – $M_{6c}$	10/1		
M <sub>7c</sub> -M <sub>10c</sub> , M <sub>13c</sub> , M <sub>11</sub> , M <sub>12</sub>	15/1		
$M_L$	5/4		



**Figure 7.** The layout of the  $MI-G_m$ .

The DC transfer characteristics of the used MI-G<sub>m</sub> for  $I_{set} = [2, 5, 10, 15, 20, 25]$  nA are shown in Figure 8. The enhanced linearity in the  $V_{in}$  range of  $\pm 500$  mV is clearly observable.



Figure 8. DC transfer characteristic of the MI-G<sub>m</sub>.

For the filter application, the simulated frequency responses of the proposed filter are shown in Figure 9. The values of  $C_1 = C_2 = 15$  pF and the setting current  $I_{set} = 5$  nA. The simulated cut-off frequency value of 153 Hz is very close to the calculated value of 154.9 Hz. The power consumption of the filter was 37 nW.



Figure 9. The simulated frequency responses of the proposed filter.

Figure 10 shows the tuning capability of the LPF (a), HPF (b), BPF (c), and BSF (d) with  $C_1 = C_2 = 15$  pF. The setting current was  $I_{set} = 2$  nA, 5 nA, 10nA, and 20 nA and the cut-off frequency values were 62.3 Hz, 153 Hz, 301.9 Hz, and 595.6 Hz, respectively. Results shown in Figure 10 confirm the wide tuning capability of the proposed filter for low-frequency biomedical applications.



Figure 10. The simulated tuning capability of the proposed LPF (a), HPF (b), BPF (c) and BSF (d).

The Monte Carlo process and mismatch analysis was performed with 200 runs. Figure 11 shows the simulated results for the LPF and BPF. The low-frequency gain at 1 Hz of the LPF was in the range from -1.39 dB to 0.47 dB, and the gain of the BPF at a frequency of 153 Hz was in the range from -0.438 dB to 0.168 dB.



Figure 11. The Monte Carlo simulation of the LPF (a) and BPF (b).

Figure 12 shows the simulation results of the LPF and BPF with the process, voltage, and temperature variations. The process corners were fast-fast, fast-slow, slow-fast, and slow-slow, the voltage supply corners were in the range of  $V_{DD} \pm 10\%$ , and the temperature corners were 0 °C and 70 °C.



Figure 12. The PVT simulation of the LPF (a) and BPF (b).

Figure 13 shows the transient response of the LPF with an applied input signal of 100mV<sub>pp</sub> @ 50Hz and its output spectrum. The total harmonic distortion (THD) of 0.33% was achieved, which was kept still below 1% for the input signal of 200 mV<sub>pp</sub> @ 50 Hz. The output integrated noise of the LPF was 220  $\mu$ V<sub>rms</sub> which resulted in a 50 dB dynamic range (DR = 20 × log (V<sub>rms-max</sub>/V<sub>rms-onoise</sub>)) of the filter with 1% THD.



Figure 13. The transient response of the LPF (a) and its spectrum (b).

Table 3 shows a comparison of the proposed filter with the others [26–28]. It is evident that the proposed filter offers the largest amount of filtering functions with a minimum count of active elements, and the lowest voltage supply, and is the only one with nanopower consumption. All these facts confirm the usability of the multiple-input  $G_m$  stage in filter applications mainly by means of reducing the count of active blocks and power consumption. The figure of merit (FoM) is also presented, where a lower FoM implies the better performance of the filter.

Table 3. Comparison with other filters.

	This Work	[26]	[27]	[28]
Technology (nm)	180	commercial IC	180	180
V <sub>DD</sub> (V)	0.5	$\pm 15$	1.2	$\pm 0.3$
Power consumption (nW)	37	$860  imes 10^6$	$0.96  imes 10^6$	5770
DR (dB)	50			53.2
Fter function	22 (VM)	13 (VM)	22(VM)	20 (MM)
Offer inverting and non-inverting of five standard responses	Yes	No	Yes	No
Natural frequency (kHz)	0.153	217	1	5
Number of active and passive element	3-OTA, 2-C	5-OTA, 2-C	4-OTA, 2-C	8-OTA, 2-C
Total harmonic distortion (%)	0.33@100 mV <sub>pp</sub>	1.93@200 mV <sub>pp</sub>	$1.67@600 \text{ mV}_{pp}$	<2@200 mV <sub>pp</sub>
$FOM = rac{P_{diss}}{f_o  imes N  imes DR}$	$2.41 \times 10^{-12^{-1}}$	-	78.6	$\begin{array}{l} <\!\!2@200 \text{ mV}_{pp} \\ 1.26 \times 10^{-12} \end{array}$

where  $P_{diss}$  is the power dissipation,  $f_o$  is the center frequency, N is the order of filter, and DR is the dynamic range.

## 4. Conclusions

This paper demonstrates the advantages of the  $MI-G_m$  in filter application, in terms of topology simplification, increasing filter functions, and minimizing the count of the needed active blocks and their power consumption. Therefore, the developed circuit is a good candidate for extremely low-power low-voltage applications like biosignals processing. The filter application offers the largest amount of filtering functions with a minimum count of active elements. The post-layout simulations prove the presented advantages of MI-G<sub>m</sub>.

**Author Contributions:** Conceptualization, F.K., T.K. and M.K; software, F.K. and M.A.; validation, F.K., M.A. and V.S.; formal analysis, F.K. and T.K.; investigation, F.K. and M.K.; resources, F.K. and M.K.; writing—original draft preparation, F.K., T.K. and M.K.; writing—review and editing, F.K. and T.K.; visualization, F.K., T.K. and M.K.; supervision, F.K.; funding acquisition, F.K. and V.S. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the University of Defence within the Organization Development Project VAROPS and by the Slovak Research and Development Agency under APVV-19-0392 contract, and also by VEGA 1/0760/21 grant. This work was also supported by King Mongkut's Institute of Technology Ladkrabang under Grant KREF046505.

Conflicts of Interest: The authors declare no conflict of interest.

## References

- Kwak, J.Y.; Park, S.-Y. Compact Continuous Time Common-Mode Feedback Circuit for Low-Power, Area-Constrained Neural Recording Amplifiers. *Electronics* 2021, 10, 145. [CrossRef]
- Tasneem, N.T.; Mahbub, I. A 2.53 NEF 8-bit 10 kS/s 0.5 μm CMOS Neural Recording Read-Out Circuit with High Linearity for Neuromodulation Implants. *Electronics* 2021, 10, 590. [CrossRef]
- Ballo, A.; Pennisi, S.; Scotti, G. 0.5 V CMOS Inverter-Based Transconductance Amplifier with Quiescent Current Control. J. Low Power Electron. Appl. 2021, 11, 37. [CrossRef]
- 4. Nordi, T.M.; Gounella, R.H.; Luppe, M.; Junior, J.N.S.; Fonoff, E.T.; Colombari, E.; Romero, M.A.; Carmo, J.P.P.D. Low-Noise Amplifier for Deep-Brain Stimulation (DBS). *Electronics* **2022**, *11*, 939. [CrossRef]
- 5. Wyszynski, A.; Schaumann, R. Using multiple-input transconductors to reduce number of components in OTA-C filter design. *Electron. Lett.* **1992**, *28*, 217–220. [CrossRef]
- 6. Gopinathan, V.; Tsividis, Y.P.; Tan, K.-S.; Hester, R.K. Design considerations for high-frequency continuous-time filters and implementation of an antialiasing filter for digital video. *IEEE J. Solid-State Circuits* **1990**, *25*, 1368–1378. [CrossRef]

- 7. Mourabit, A.E.; Lu, G.-N.; Pittet, P. Wide-linear-range subthreshold OTA for low-power, low-Voltage, and low-frequency applications. *IEEE Trans. Circuits Syst. I Regul. Pap.* 2005, 52, 1481–1488. [CrossRef]
- Munoz, F.; Torralba, A.; Carvajal, R.G.; Tombs, J.; Ramirez-Angulo, J. Floating-gate-based tunable CMOS low-voltage linear transconductor and its application to HF g/sub m/-C filter design. *IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process.* 2001, 48, 106–110. [CrossRef]
- 9. Lopez-Martin, A.J.; Ramirez-Angulo, J.; Carvajal, R.G.; Acosta, L. CMOS transconductors with continuous tuning using FGMOS balanced output current scaling. *IEEE J. Solid-State Circuits* **2008**, *43*, 1313–1323. [CrossRef]
- Rodriguez-Villegas, E. Low Power and Low Voltage Circuit Design with the FGMOS Transistor; The Institution of Engineering and Technology: London, UK, 2006; ISBN 0-86341-617-9/978-086341-617-0.
- Rico-Aniles, H.D.; Ramirez-Angulo, J.; Lopez-Martin, A.J.; Carvajal, R.G. 360 nW gate-driven ultra-low voltage CMOS linear transconductor with 1 MHz bandwidth and wide input range. *IEEE Trans. Circuits Syst. II Express Briefs* 2020, 67, 2332–2336. [CrossRef]
- Khateb, F.; Kulej, T.; Kumngern, M.; Psychalinos, C. Multiple-input bulk-driven MOS transistor for low-voltage low-frequency applications. *Circuits Syst. Signal Process.* 2019, 38, 2829–2845. [CrossRef]
- Khateb, F.; Kulej, T.; Veldandi, H.; Jaikla, W. Multiple-input bulk-driven quasi-floating-gate MOS transistor for low-voltage low-power integrated circuits. *AEU-Int. J. Electron. Commun.* 2019, 100, 32–38. [CrossRef]
- 14. Khateb, F.; Kulej, T.; Kumngern, M.; Jaikla, W.; Ranjan, R.K. Comparative performance study of multiple-input bulk-driven and multiple-input bulk-driven quasi-floating-gate DDCCs. *AEU-Int. J. Electron. Commun.* **2019**, *108*, 1928. [CrossRef]
- Khateb, F.; Kulej, T.; Akbari, M.; Tang, K.-T. A 0.5-V multiple-input bulk-driven OTA in 0.18-μm CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2022, 30, 1739–1747. [CrossRef]
- Krummenacher, F.; Joehl, N. A 4-MHz CMOS continuous-time filter with on-chip automatic tuning. *IEEE J. Solid-State Circuits* 1988, 23, 750–758. [CrossRef]
- 17. Furth, P.M.; Andreou, A.G. Linearised differential transconductors in subthreshold CMOS. *Electron. Lett.* **1995**, *31*, 545–547. [CrossRef]
- 18. Tsividis, Y.P.; McAndrew, C. Operation and Modeling of the MOS Transistor; Oxford University Press: New York, NY, USA, 2010.
- 19. Sedra, A.S.; Smith, K.C. Microelectronic Circuit, 4th ed.; Chapter 11; Oxford University Press: New York, NY, USA, 1988.
- 20. Psychalinos, C.; Kasimis, C.; Khateb, F. Multiple-input single-output universal biquad filter using single output operational transconductance amplifiers. *AEU-Int. J. Electron. Commun.* **2018**, *93*, 360–367. [CrossRef]
- 21. Jaikla, W.; Talabthong, P.; Siripongdee, S.; Supavarasuwat, P.; Suwanjan, P.; Chaichana, A. Electronically controlled voltage mode first order multifunction filter using low-voltage low-power bulk-driven OTAs. *Microelectron. J.* **2019**, *91*, 22–35. [CrossRef]
- Singh, D.; Paul, S.K. Voltage Mode Third-Order Universal Filter Using a Single CCII. In Proceedings of the 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 27–28 February 2020; pp. 160–165. [CrossRef]
- 23. Unuk, T.; Yuce, E. A mixed-mode filter with DVCCs and grounded passive components only. *AEU-Int. J. Electron. Commun.* 2022, 144, 154063. [CrossRef]
- 24. Wang, S.-F.; Chen, H.-P.; Ku, Y.; Chen, P.-Y. A CFOA-based voltage-mode multifunction biquadratic filter and a quadrature oscillator using the CFOA-based biquadratic filter. *Appl. Sci.* **2019**, *9*, 2304. [CrossRef]
- Bhaskar, D.R.; Raj, A.; Senani, R. Three new CFOA-based SIMO-type universal active filter configurations with unrivalled features. AEU-Int. J. Electron. Commun. 2022, 153, 154285. [CrossRef]
- Wang, S.-F.; Chen, H.-P.; Ku, Y.; Yang, C.-M. Independently tunable voltage-mode OTA-C biquadratic filter with five inputs and three outputs and its fully-uncoupled quadrature sinusoidal oscillator application. *AEU-Int. J. Electron. Commun.* 2019, 110, 152822. [CrossRef]
- 27. Kumngern, M.; Khateb, F.; Kulej, T.; Psychalinos, C. Multiple-input universal filter and quadrature oscillator using multiple-input operational transconductance amplifiers. *IEEE Access* 2021, *9*, 56253–56263. [CrossRef]
- Namdari, A.; Dolatshahi, M. Design of a low-voltage and low-power, reconfigurable universal OTA-C filter. Analog. Integr. Circuits Signal Process. 2022, 111, 169–188. [CrossRef]
- Pevarez-Lozano, H.; Sanchez-Sinencio, E. Minimum parasitic effects biquadratic OTA-C filter architectures. Analog. Integr. Circuits Signal Process. 1991, 1, 297–319. [CrossRef]
- 30. Sun, Y.; Fidler, J.K. Synthesis and performance analysis of universal minimum component integrator-based IFLF OTA-grounded capacitor filter. *IEE Proc. Circuits Devices Syst.* **1996**, *143*, 107–114. [CrossRef]